Quanterion IT Solutions
Cart is emptyRetrieve a Cart
Quanterion Solutions IncorporatedWednesday, May 22, 2013 
   Quanterion Home   Products   Solutions   Training   Publications   Downloads   About Quanterion
Quick Links
 Software Tools
   • Quanterion Automated
     Reliability Toolkit (QuART)

   • REPERTOIRE
   • 217Plus
   • Reliability Self-Assessment
     Tool (RASTER)

 Knowledge Sources
   • Cyber Security and
     Information Systems Information
     Analysis Center (CSIAC)

   • Reliability Information
     Analysis Center (RIAC)

   • Reliability Toolkits
   • Reliability Ques
   • Training
 FREE Resources
   • Quanterion RMQ Brochure [pdf]
   • QuART Demo
   • Mil Stds/Hdbks
   • MIL-HDBK-217
   • FAA-HDBK-006A
   • Lunchtime Learning
   • Recommended Texts
   • RMQ Links
   • Reliability Self-assessment
   • "QuICKER" Online Training
 Quanterion
   • How We Can Help
   • Contract Vehicles
   • Experience
   • Doing Business
   • How To Find Us
   • Contact




 811 Court Street
 Utica NY 13502-4096
 Phone: 315.732.0097
 Toll free: 877.808.0097
 FAX: 315.732.3261
 qinfo@quanterion.com
   Quanterion Virtual Bookstore
 


Virtual Bookstore Citation
Title
METHODOLOGIES FOR BUILT-IN SELF-TEST INSERTION IN VLSI CIRCUITS ACROSS THE DESIGN HIERARCHY

Author(s)
Carletta, Joan E.

Corporate Author(s)
CASE WESTERN RESERVE UNIV CLEVELAND OHDEPT OF COMPUTER ENGINEERING AND SCIENCE

Report Date
1/1/1996

Page Count
242

Abstract
Methodologies for Built In Self Test (BIST) insertion in VLSI circuits are presented for three different levels of design abstraction. The methodologies are designed to be used during the design flow of Application Specific Integrated Circuits (ASICs), which starts at the algorithmic level in the behavioral domain and moves to the register transfer level in the structural domain, and finally to the gate level in the structural domain. At each level, the methodology is based on the use of testability metrics to identify and remove points of low testability in a circuit. By quantifying the properties that make a BIST scheme successful, the testability metrics provide a way to measure test quality implicitly, without resorting to fault simulation, which is both expensive and not available at the higher levels of design abstraction. The testability metrics are computed using a Markov chain model. Fault coverage curves show that when the BIST insertion methodologies are applied, the resulting circuits are significantly easier to test than circuits designed without regard to testability. Wherever fault coverage results are given, layout areas, transistor counts, and critical delays are also given so that the trade- off between a circuit's testability and its area and performance can be fully appreciated. Examples of our insertion methodologies employ three different BIST schemes: conventional BIST, circular BIST, and the circular self-test path technique. For circular BIST and the circular self-test path technique, special care must be taken when adding the test circuitry to a design. This work explores the problems that can occur, and outlines structural constraints that should be followed to avoid the problems.

Price: $9.95 Available as PDF for download.
Buy Now
 


Prices are plus sales tax when purchased within New York State and shipping charges, if applicable

Copyright © 2000-2013 Quanterion Solutions Incorporated
This site is best viewed in IE 8.0 or higher, Firefox 3.0 or higher, and Google Chrome.

View Table of Contents Pages1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82